Datasheet4U Logo Datasheet4U.com

CY7C1424KV18

36-Mbit DDR II SIO SRAM Two-Word Burst Architecture

CY7C1424KV18 Features

* 36-Mbit density (2M × 18, 1M × 36)

* 333 MHz clock for high bandwidth

* Two-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz

* Two input clocks (K and K) for precise DDR timing

* SRAM uses rising edge

CY7C1424KV18 Datasheet (1.21 MB)

Preview of CY7C1424KV18 PDF

Datasheet Details

Part number:

CY7C1424KV18

Manufacturer:

Cypress Semiconductor

File Size:

1.21 MB

Description:

36-mbit ddr ii sio sram two-word burst architecture.

📁 Related Datasheet

CY7C1424AV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1424BV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1424JV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C142 2K x 8 Dual-Port Static RAM (Cypress Semiconductor)

CY7C1420AV18 (CY7C14xxAV18) 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1420BV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1420JV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1420KV18 36-Mbit DDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1421AV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1422AV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1424KV18 36-Mbit DDR SIO SRAM Two-Word Burst Architecture Cypress Semiconductor

Image Gallery

CY7C1424KV18 Datasheet Preview Page 2 CY7C1424KV18 Datasheet Preview Page 3

CY7C1424KV18 Distributor