Datasheet4U Logo Datasheet4U.com

CY7C274

32K x 8 Power Switched and Reprogrammable PROM

CY7C274 Features

* CMOS for optimum speed/power

* Windowed for reprogrammability

* High speed

* 30 ns (Commercial)

* 35 ns (Military)

* Low power

* 660 mW (commercial)

* 715 mW (military) Super low stand

CY7C274 General Description

The CY7C271 and CY7C274 are high-performance 32,768-word by 8-bit CMOS PROMs. When disabled (CE HIGH), the 7C271/7C274 automatically powers down into a Logic Block Diagram A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 Y ADDRESS X ADDRESS 256 x 1024 PROGRAMABLE ARRAY 8 x 1 OF 128 MULTIPLEXER Pi.

CY7C274 Datasheet (237.78 KB)

Preview of CY7C274 PDF

Datasheet Details

Part number:

CY7C274

Manufacturer:

Cypress Semiconductor

File Size:

237.78 KB

Description:

32k x 8 power switched and reprogrammable prom.

📁 Related Datasheet

CY7C271 - 32K x 8 Power Switched and Reprogrammable PROM (Cypress Semiconductor)
1CY7C274 CY7C271 CY7C274 32K x 8 Power Switched and Reprogrammable PROM Features • CMOS for optimum speed/power • Windowed for reprogrammability • H.

CY7C277 - 32K x 8 Reprogrammable Registered PROM (Cypress)
77 CY7C277 32K x 8 Reprogrammable Registered PROM Features • Windowed for reprogrammability • CMOS for optimum speed/power • High speed — 30-ns addr.

CY7C2163KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2163KV18/CY7C2165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit QDR® II+ SRAM Four-Word Burst .

CY7C2165KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2163KV18/CY7C2165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit QDR® II+ SRAM Four-Word Burst .

CY7C2168KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C2168KV18/CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Arch.

CY7C2170KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C2168KV18/CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Arch.

CY7C2245KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2245KV18 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 36-Mbit QDR® II+ SRAM Four-Word Burst Architecture .

CY7C225 - 512 x 8 Registered PROM (Cypress)
.

TAGS

CY7C274 32K Power Switched and Reprogrammable PROM Cypress Semiconductor

Image Gallery

CY7C274 Datasheet Preview Page 2 CY7C274 Datasheet Preview Page 3

CY7C274 Distributor