Datasheet4U Logo Datasheet4U.com

M15F5121632A

DDR3 SDRAM

M15F5121632A Features

* and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a differential DQS pair in a source synchronous fashion. These de

M15F5121632A General Description

The 512Mb Double-Data-Rate-3 (DDR3) DRAM is double data rate architecture to achieve high-speed operation. It is internally configured as an eight-bank DRAM. The 512Mb chip is organized as 4Mbit x 16 I/Os x 8 bank devices. These synchronous devices achieve high speed double-data-rate transfer rates.

M15F5121632A Datasheet (6.39 MB)

Preview of M15F5121632A PDF

Datasheet Details

Part number:

M15F5121632A

Manufacturer:

ESMT

File Size:

6.39 MB

Description:

Ddr3 sdram.

📁 Related Datasheet

M15F1G1664A - DDR3 SDRAM (ESMT)
ESMT M15F1G1664A (2C) DDR3 SDRAM Feature  Interface and Power Supply  SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3 Compliant  8n Prefetch Archi.

M15F2G16128A-BDBG2F - 16M x 16 Bit x 8 Banks DDR III SDRAM (ESMT)
ESMT DDR III SDRAM Feature z 1.5V ± 0.075V (JEDEC Standard Power Supply) z Programmable CAS　Latency: 5, 6, 7, 8, 9, 10 and 11 z 8 Internal memory bank.

M15F2G16128A-BDBIG2B - 16M x 16 Bit x 8 Banks DDR3 SDRAM (ESMT)
ESMT DDR3 SDRAM Feature z Interface and Power Supply „ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) z JEDEC DDR3 Compliant „ 8n Prefetch Architecture „ Different.

M15F2G16128A-DEBG2L - DDR3 SDRAM (ESMT)
ESMT DR3 SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differenti.

M15F2G16128A-DEBG2L - 16M x 16 Bit x 8 Banks DDR3 SDRAM (ESMT)
ESMT DR3 SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differenti.

M15F2G16128A-DEBG2LS - DDR3 SDRAM (ESMT)
ESMT DR3 SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differenti.

M15F2G16128A-DEBG2LS - 16M x 16 Bit x 8 Banks DDR3 SDRAM (ESMT)
ESMT DR3 SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differenti.

M15F2G16128A-DEBIG2B - 16M x 16 Bit x 8 Banks DDR3 SDRAM (ESMT)
ESMT DDR3 SDRAM Feature z Interface and Power Supply „ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) z JEDEC DDR3 Compliant „ 8n Prefetch Architecture „ Different.

TAGS

M15F5121632A DDR3 SDRAM ESMT

Image Gallery

M15F5121632A Datasheet Preview Page 2 M15F5121632A Datasheet Preview Page 3

M15F5121632A Distributor