H55S1262EFP-A3M - 128MBit MOBILE SDR SDRAMs based on 2M x 4Bank x16 I/O
and is subject to change without notice.
Hynix does not assume any responsibility for use of circuits described.
No patent licenses are implied.
Rev 1.2 /Aug.
2009 1 11 128Mbit (8Mx16bit) Mobile SDR Memory H55S1262EFP Series www.DataSheet4U.com Document Title 4Bank x 2M x 16bits Synchronous DRAM
H55S1262EFP-A3M Features
* Standard SDRAM Protocol Clock Synchronization Operation - All the commands registered on positive edge of basic input clock (CLK) MULTIBANK OPERATION - Internal 4bank operation - During burst Read or Write operation, burst Read or Write for a different bank is performed. - During b
