Datasheet4U Logo Datasheet4U.com

IN74ACT109 Dual J-K Positive-Edge-Triggered Flip-Flop

📥 Download Datasheet  Datasheet Preview Page 1

Description

TECHNICAL DATA IN74ACT109 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT109 is identical in pinout to the LS/ALS109,.

📥 Download Datasheet

Preview of IN74ACT109 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Specifications

Part number
IN74ACT109
Manufacturer
IK Semiconductor
File Size
282.48 KB
Datasheet
IN74ACT109_IKSemiconductor.pdf
Description
Dual J-K Positive-Edge-Triggered Flip-Flop

Applications

* of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND≤(VIN or VOUT)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e. g. , either GND or VCC). Unused outputs must be lef

IN74ACT109 Distributors

📁 Related Datasheet

📌 All Tags

IK Semiconductor IN74ACT109-like datasheet