IS61NVP51218A Datasheet - ISSI

IS61NVP51218A 9Mb STATE BUS SRAM

IS61NVP51218A Features

* 100 percent bus utilization

* No wait cycles between Read and Write

* Internal self-timed write cycle

* Individual Byte Write Control

* Single R/W (Read/Write) control pin

* Clock controlled, registered address, data and control

* Interleaved

Datasheet Details

IS61NVP51218A

ISSI

681.44 KB

9mb state bus sram .

📁 Related Datasheet

IS61NVP51218B 9Mb STATE BUS SRAM (ISSI)

IS61NVP51232B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

IS61NVP51236 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)

IS61NVP51236B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

IS61NVP10018 (IS61NVP10018 / IS61NVP51236) State Bus SRAM (ISSI)

IS61NVP102418 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)

IS61NVP102418B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

IS61NVP102436A 36Mb STATE BUS SRAM (Integrated Silicon Solution)

IS61NVP12818A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)

IS61NVP12836A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)

TAGS

IS61NVP51218A 9Mb STATE BUS SRAM ISSI

Image Gallery

IS61NVP51218A Distributor