Datasheet4U Logo Datasheet4U.com

ICS2509C Datasheet - Integrated Circuit Systems

ICS2509C 3.3V Phase-Lock Loop Clock Driver

The ICS2509C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal. It is specifically designed for use with synchronous SDRAMs. The ICS2509C operates at 3.3V VCC and drives .

ICS2509C Features

* Meets or exceeds PC133 registered DIMM specification 1.1 Spread Spectrum Clock Compatible Distributes one clock input to one bank of five and one bank of four outputs Separate output enable(OEA,OEB) for each ou

ICS2509C Datasheet (248.21 KB)

Preview of ICS2509C PDF

Datasheet Details

Part number:

ICS2509C

Manufacturer:

Integrated Circuit Systems

File Size:

248.21 KB

Description:

3.3v phase-lock loop clock driver.

📁 Related Datasheet

ICS2510C 3.3V Phase-Lock Loop Clock Driver (Integrated Circuit Systems)

ICS252 Field Programmable Dual Output SS VersaClock Synthesizer (Integrated Circuit Systems)

ICS252 FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER (Renesas)

ICS252BI09L VCXO Jitter Attenuator & Synchronous Multiplier (Renesas)

ICS2572 User-Programmable Dual High-Performance Clock Generator (Integrated Circuit Systems)

ICS2595 User-Programmable Dual High-Performance Clock Generator (Integrated Circuit Systems)

ICS2002 Wavedec Digital Audio Codec (Integrated Circuit Systems)

ICS2008B SMPTE Time Code Receiver/Generator (Integrated Circuit Systems)

ICS2008B SMPTE Time Code Receiver/Generator (Renesas)

ICS22002I-01 CRYSTAL-TOLVHSTL FREQUENCY SYNTHESIZER (IDT)

TAGS

ICS2509C 3.3V Phase-Lock Loop Clock Driver Integrated Circuit Systems

Image Gallery

ICS2509C Datasheet Preview Page 2 ICS2509C Datasheet Preview Page 3

ICS2509C Distributor