ICS2510C - 3.3V Phase-Lock Loop Clock Driver
The ICS2510C is a high performance, low skew, low jitter clock driver.
It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal.
It is specifically designed for use with synchronous SDRAMs.
The ICS2510C operates at 3.3V VCC and drives
ICS2510C Features
* Meets or exceeds PC133 registered DIMM specification1.1 Spread Spectrum Clock Compatible Distributes one clock input to one bank of ten outputs Operating frequency 25MHz to 175MHz External feedback input (FBIN) terminal
