Datasheet4U Logo Datasheet4U.com

SY100ELT22 - DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR

Datasheet Summary

Description

The SY10/100ELT22 are dual TTL-to-differential PECL translators.

Because PECL (Positive ECL) levels are used, only +5V and ground are required.

Features

  • 300ps typical propagation delay.

📥 Download Datasheet

Datasheet preview – SY100ELT22

Datasheet Details

Part number SY100ELT22
Manufacturer Micrel Semiconductor
File Size 103.27 KB
Description DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR
Datasheet download datasheet SY100ELT22 Datasheet
Additional preview pages of the SY100ELT22 datasheet.

📁 Similar Datasheet

  • SY100ELT22 - Dual TTL-to-Differential PECL Translator (Microchip)
  • SY100ELT22L - 3.3V Dual LVTTL-to-Differential LVPECL Translator (Microchip)
  • SY100ELT21L - 3.3V Differential LVPECL-to-LVTTL Translator (Microchip)
  • SY100ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR (Synergy)
  • SY100ELT23 - Dual Differential PECL-to-TTL Translator (Microchip)
  • SY100ELT23L - 3.3V Dual Differential LVPECL-to-LVTTL Translator (Microchip)
  • SY100EL11V - 5V/3.3V ECL 1:2 Differential Fanout Buffe (Microchip)
  • SY100EL16S - 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER (Synergy)
  • SY100EL16V - 5V/3.3V ECL Differential Receiver (Microchip)
  • SY100EL16VS - 3.3V/5V Variable Output Swing Differential Receiver (Microchip)
Other Datasheets by Micrel Semiconductor
  • SY100ELT22L - 3.3V DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR
  • SY100ELT20V - 5V/3.3V TTL-to-DIFFERENTIAL PECL TRANSLATOR
  • SY100ELT21L - 3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR
  • SY100ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR
  • SY100ELT23L - 3.3V DUAL DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR
  • SY100ELT24 - TTL-to-DIFFERENTIAL ECL TRANSLATOR
  • SY100ELT25 - DIFFERENTIAL ECL-to-TTL TRANSLATOR
  • SY100ELT982 - PECL-TO-CML TRANSLATOR

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Micrel, Inc. DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR SY10ELT22 SY100ELT22 SY10ELT22 SY100ELT22 FEATURES ■ ■ ■ ■ ■ ■ 300ps typical propagation delay <100ps output-to-output skew Differential PECL outputs PNP TTL inputs for minimal loading Flow-through pinouts Available in 8-pin SOIC package DESCRIPTION The SY10/100ELT22 are dual TTL-to-differential PECL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and the low skew, dual gate design of the ELT22 makes it ideal for applications which require the tranlation of a clock and a data signal.
Published: |