Datasheet4U Logo Datasheet4U.com

74LS75 4-BIT D LATCH

74LS75 Description

4-BIT D LATCH The TTL/MSI SN54/ 74LS75 and SN54/ 74LS77 are latches used as temporary storage for binary information between processing units and inpu.

74LS75 Applications

* the SN54/ 74LS77 4-bit latch is available in the 14-pin package with Q outputs omitted. CONNECTION DIAGRAMS DIP (TOP VIEW) Q0 16 Q1 15 Q1 14 E0
* 1 GND 13 12 Q2 11 Q2 10 Q3 9 16 SN54/74LS75 SN54/74LS77 4-BIT D LATCH LOW POWER SCHOTTKY J SUFFIX CERAMIC CASE 620-09 1 SN54 / 74LS75 N SUFFIX P

📥 Download Datasheet

Preview of 74LS75 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
74LS75
Manufacturer
Motorola
File Size
98.79 KB
Datasheet
74LS75_MotorolaInc.pdf
Description
4-BIT D LATCH

📁 Related Datasheet

  • 74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS74 - LOW-POWER SCHOTTKY (ON Semiconductor)
  • 74LS76 - Dual JK Flip-Flop (ON Semiconductor)
  • 74LS76A - Dual JK Flip-Flop (ON Semiconductor)
  • 74LS793 - 8-Bit Latch/Register (Monolithic)
  • 74LS794 - 8-Bit Latch/Register (Monolithic)
  • 74LS00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)

📌 All Tags

4-BIT LATCH Motorola
Motorola 74LS75-like datasheet