* complementary Q and Q output from a 4-bit latch and is available in the 16-pin packages. For higher component density applications the SN54/ 74LS77 4-bit latch is available in the 14-pin package with Q outputs omitted. CONNECTION DIAGRAMS DIP (TOP VIEW) Q0 16 Q1 15 Q1 14 E0
* 1 GND 13 12 Q2 11
74LS75
Motorola
98.79 KB
4-bit d latch.
4-BIT D LATCH
The TTL/MSI SN54/ 74LS75 and SN54/ 74LS77 are latches used as temporary storage for binary information between processing units and inpu.
📁 Related Datasheet
74LS73 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
74LS73 Dual J-K Flip-Flops (Hitachi Semiconductor)
74LS73 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
74LS73A Dual J-K Flip-Flops (Hitachi Semiconductor)
74LS74 LOW-POWER SCHOTTKY (ON Semiconductor)
74LS74 Dual Positive-Edge-Triggered D Flip-Flops (Fairchild Semiconductor)
74LS74 Dual D-type Positive Edge-triggered Flip-Flops (Hitachi Semiconductor)
74LS74 Dual Positive-Edge-Triggered D Flip-Flops (National Semiconductor)
74LS74 DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
