Datasheet4U Logo Datasheet4U.com

74AUP2G17

Low-power dual Schmitt trigger

74AUP2G17 Features

* s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95 V) x JESD8-5 (1.8 V to 2.7 V) x JESD8-B (2.7 V to 3.6 V) s ESD protection: x HBM JESD22-A114E Class 3A exceeds 5000

74AUP2G17 General Description

The 74AUP2G17 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial pow.

74AUP2G17 Datasheet (137.94 KB)

Preview of 74AUP2G17 PDF

Datasheet Details

Part number:

74AUP2G17

Manufacturer:

NXP ↗ Semiconductors

File Size:

137.94 KB

Description:

Low-power dual schmitt trigger.

📁 Related Datasheet

74AUP2G125 - DUAL 3-STATE BUFFER (Diodes)
NEW PRODUCT 74AUP2G125 DUAL 3-STATE BUFFER Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low po.

74AUP2G125 - Low-power dual buffer/line driver (NXP Semiconductors)
74AUP2G125 Low-power dual buffer/line driver; 3-state Rev. 10 — 8 February 2013 Product data sheet 1. General description The 74AUP2G125 provides th.

74AUP2G125 - Low-power dual buffer/line driver (nexperia)
74AUP2G125 Low-power dual buffer/line driver; 3-state Rev. 14 — 21 June 2022 Product data sheet 1. General description The 74AUP2G125 is a dual buff.

74AUP2G126 - DUAL 3-STATE BUFFER (Diodes)
N E WNPERWO PDRUOC TD U C T Description Pin Assignments 74AUP2G126 DUAL 3-STATE BUFFER The Advanced Ultra Low Power (AUP) CMOS logic family is des.

74AUP2G126 - Low-power dual buffer/line driver (NXP)
74AUP2G126 Low-power dual buffer/line driver; 3-state Rev. 9 — 11 February 2013 Product data sheet 1. General description The 74AUP2G126 provides th.

74AUP2G126 - Low-power dual buffer/line driver (nexperia)
74AUP2G126 Low-power dual buffer/line driver; 3-state Rev. 13 — 21 June 2022 Product data sheet 1. General description The 74AUP2G126 is a dual buff.

74AUP2G132 - Low-power dual 2-input NAND Schmitt trigger (nexperia)
74AUP2G132 Low-power dual 2-input NAND Schmitt trigger Rev. 10 — 23 January 2023 Product data sheet 1. General description The 74AUP2G132 is a dua.

74AUP2G14 - DUAL SCHMITT TRIGGER INVERTERS (Diodes)
74AUP2G14 DUAL SCHMITT TRIGGER INVERTERS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended batt.

TAGS

74AUP2G17 Low-power dual Schmitt trigger NXP Semiconductors

Image Gallery

74AUP2G17 Datasheet Preview Page 2 74AUP2G17 Datasheet Preview Page 3

74AUP2G17 Distributor