74AUP2G126 Datasheet, Driver, NXP

74AUP2G126 Features

• Driver
• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• Complies with JEDEC standards:
• JESD8-12 (0.8 V to 1.3 V)
• JESD8-11 (0.

PDF File Details

Part number:

74AUP2G126

Manufacturer:

NXP ↗

File Size:

183.99kb

Download:

📄 Datasheet

Description:

Low-power dual buffer/line driver. The 74AUP2G126 provides the dual non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output

74AUP2G126 Application

• Applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

TAGS

74AUP2G126

NXP

📁 Related Datasheet

74AUP2G125 - DUAL 3-STATE BUFFER (Diodes)
NEW PRODUCT 74AUP2G125 DUAL 3-STATE BUFFER Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low po.

74AUP2G125 - Low-power dual buffer/line driver (NXP Semiconductors)
74AUP2G125 Low-power dual buffer/line driver; 3-state Rev. 10 — 8 February 2013 Product data sheet 1. General description The 74AUP2G125 provides th.

74AUP2G125 - Low-power dual buffer/line driver (nexperia)
74AUP2G125 Low-power dual buffer/line driver; 3-state Rev. 14 — 21 June 2022 Product data sheet 1. General description The 74AUP2G125 is a dual buff.

74AUP2G126 - DUAL 3-STATE BUFFER (Diodes)
N E WNPERWO PDRUOC TD U C T Description Pin Assignments 74AUP2G126 DUAL 3-STATE BUFFER The Advanced Ultra Low Power (AUP) CMOS logic family is des.

74AUP2G126 - Low-power dual buffer/line driver (nexperia)
74AUP2G126 Low-power dual buffer/line driver; 3-state Rev. 13 — 21 June 2022 Product data sheet 1. General description The 74AUP2G126 is a dual buff.

74AUP2G132 - Low-power dual 2-input NAND Schmitt trigger (nexperia)
74AUP2G132 Low-power dual 2-input NAND Schmitt trigger Rev. 10 — 23 January 2023 Product data sheet 1. General description The 74AUP2G132 is a dua.

74AUP2G14 - DUAL SCHMITT TRIGGER INVERTERS (Diodes)
74AUP2G14 DUAL SCHMITT TRIGGER INVERTERS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended batt.

74AUP2G14 - Low-power dual Schmitt trigger inverter (nexperia)
74AUP2G14 Low-power dual Schmitt trigger inverter Rev. 8 — 31 January 2022 Product data sheet 1. General description The 74AUP2G14 is a dual inverte.

74AUP2G157 - Low-power 2-input multiplexer (nexperia)
74AUP2G157 Low-power 2-input multiplexer Rev. 9 — 1 December 2020 Product data sheet 1. General description The 74AUP2G157 is a single 2-input multi.

74AUP2G16 - Low-power dual buffer (nexperia)
74AUP2G16 Low-power dual buffer Rev. 4 — 31 January 2022 Product data sheet 1. General description The 74AUP2G16 provides two low-power, low-voltage.