Part number:
74AUP2G32
Manufacturer:
File Size:
170.16 KB
Description:
Low-power dual 2-input or gate.
* Wide supply voltage range from 0.8 V to 3.6 V
* High noise immunity
* Complies with JEDEC standards:
* JESD8-12 (0.8 V to 1.3 V)
* JESD8-11 (0.9 V to 1.65 V)
* JESD8-7 (1.2 V to 1.95 V)
* JESD8-5 (1.8 V to 2.7 V)
* JESD8-B (2.7 V to 3.6 V)
* ESD protection:
74AUP2G32 Datasheet (170.16 KB)
74AUP2G32
170.16 KB
Low-power dual 2-input or gate.
📁 Related Datasheet
74AUP2G32 - DUAL OR GATE
(Diodes)
NEW PRODUCT
74AUP2G32
DUAL OR GATE
Description
Pin Assignments
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and .
74AUP2G32 - Low-power dual 2-input OR gate
(nexperia)
74AUP2G32
Low-power dual 2-input OR gate
Rev. 9 — 24 June 2022
Product data sheet
1. General description
The 74AUP2G32 is a dual 2-input OR gate. Sc.
74AUP2G34 - DUAL BUFFERS
(Diodes)
ADAVDAVANCNECDE ID INFNFORORMAMTAITIOONN
74AUP2G34
DUAL BUFFERS
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low.
74AUP2G34 - Low-power dual buffer
(NXP)
.
74AUP2G34 - Low-power dual buffer
(nexperia)
74AUP2G34
Low-power dual buffer
Rev. 8 — 31 January 2022
Product data sheet
1. General description
The 74AUP2G34 is a dual buffer. Schmitt-trigger a.
74AUP2G3404 - BUFFER AND INVERTER
(Diodes)
74AUP2G3404
BUFFER AND INVERTER
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life .
74AUP2G3404 - Low-power buffer and inverter
(nexperia)
74AUP2G3404
Low-power buffer and inverter
Rev. 3 — 31 January 2022
Product data sheet
1. General description
The 74AUP2G3404 is a single buffer and .
74AUP2G3407 - Low-power single buffer
(nexperia)
74AUP2G3407
Low-power single buffer; single buffer with open-drain
Rev. 3 — 10 February 2022
Product data sheet
1. General description
The 74AUP2G.