* I Wide supply voltage range from 0.8 V to 3.6 V I High noise immunity I Complies with JEDEC standards: N JESD8-12 (0.8 V to 1.3 V) N JESD8-11 (0.9 V to 1.65 V) N JESD8-7 (1.2 V to 1.95 V) N JESD8-5 (1.8 V to 2.7 V) N JESD8-B (2.7 V to 3.6 V) I ESD protection: N HBM JESD22-A114-D Class 3A exceeds 500
74AUP2G38 Datasheet (128.95 KB)
74AUP2G38
128.95 KB
Low power dual 2-input nand gate.
www.DataSheet4U.com
74AUP2G38
Low-power dual 2-input NAND gate (open-drain)
Rev. 01
* 16 October 2006 Product data sheet
1. General descript.
📁 Related Datasheet
74AUP2G32 - DUAL OR GATE
(Diodes)
NEW PRODUCT
74AUP2G32
DUAL OR GATE
Description
Pin Assignments
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and .
74AUP2G32 - Low-power Dual 2-input OR Gate
(NXP)
74AUP2G32
Low-power dual 2-input OR gate
Rev. 7 — 23 January 2013
Product data sheet
1. General description
The 74AUP2G32 provides dual 2-input OR f.
74AUP2G32 - Low-power dual 2-input OR gate
(nexperia)
74AUP2G32
Low-power dual 2-input OR gate
Rev. 9 — 24 June 2022
Product data sheet
1. General description
The 74AUP2G32 is a dual 2-input OR gate. Sc.
74AUP2G34 - DUAL BUFFERS
(Diodes)
ADAVDAVANCNECDE ID INFNFORORMAMTAITIOONN
74AUP2G34
DUAL BUFFERS
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low.
74AUP2G34 - Low-power dual buffer
(NXP)
.
74AUP2G34 - Low-power dual buffer
(nexperia)
74AUP2G34
Low-power dual buffer
Rev. 8 — 31 January 2022
Product data sheet
1. General description
The 74AUP2G34 is a dual buffer. Schmitt-trigger a.
74AUP2G3404 - BUFFER AND INVERTER
(Diodes)
74AUP2G3404
BUFFER AND INVERTER
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life .
74AUP2G3404 - Low-power buffer and inverter
(nexperia)
74AUP2G3404
Low-power buffer and inverter
Rev. 3 — 31 January 2022
Product data sheet
1. General description
The 74AUP2G3404 is a single buffer and .
