Part number:
74AUP2G32
Manufacturer:
File Size:
241.00 KB
Description:
Dual or gate.
* Advanced Ultra Low Power (AUP) CMOS
* Supply Voltage Range from 0.8V to 3.6V
* ±4mA Output Drive at 3.0V
* Low Static Power Consumption ICC < 0.9µA
* Low Dynamic Power Consumption CPD = 6 pF (Typical at 3.6V)
* Schmitt Trigger Action at all inputs ma
74AUP2G32 Datasheet (241.00 KB)
74AUP2G32
241.00 KB
Dual or gate.
📁 Related Datasheet
74AUP2G32 - Low-power Dual 2-input OR Gate
(NXP)
74AUP2G32
Low-power dual 2-input OR gate
Rev. 7 — 23 January 2013
Product data sheet
1. General description
The 74AUP2G32 provides dual 2-input OR f.
74AUP2G32 - Low-power dual 2-input OR gate
(nexperia)
74AUP2G32
Low-power dual 2-input OR gate
Rev. 9 — 24 June 2022
Product data sheet
1. General description
The 74AUP2G32 is a dual 2-input OR gate. Sc.
74AUP2G34 - DUAL BUFFERS
(Diodes)
ADAVDAVANCNECDE ID INFNFORORMAMTAITIOONN
74AUP2G34
DUAL BUFFERS
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low.
74AUP2G34 - Low-power dual buffer
(NXP)
.
74AUP2G34 - Low-power dual buffer
(nexperia)
74AUP2G34
Low-power dual buffer
Rev. 8 — 31 January 2022
Product data sheet
1. General description
The 74AUP2G34 is a dual buffer. Schmitt-trigger a.
74AUP2G3404 - BUFFER AND INVERTER
(Diodes)
74AUP2G3404
BUFFER AND INVERTER
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life .
74AUP2G3404 - Low-power buffer and inverter
(nexperia)
74AUP2G3404
Low-power buffer and inverter
Rev. 3 — 31 January 2022
Product data sheet
1. General description
The 74AUP2G3404 is a single buffer and .
74AUP2G3407 - Low-power single buffer
(nexperia)
74AUP2G3407
Low-power single buffer; single buffer with open-drain
Rev. 3 — 10 February 2022
Product data sheet
1. General description
The 74AUP2G.