Datasheet4U Logo Datasheet4U.com

74AUP2G241

Low-power Dual Buffer/line Driver

74AUP2G241 Features

* I Wide supply voltage range from 0.8 V to 3.6 V I High noise immunity I Complies with JEDEC standards: N JESD8-12 (0.8 V to 1.3 V) N JESD8-11 (0.9 V to 1.65 V) N JESD8-7 (1.2 V to 1.95 V) N JESD8-5 (1.8 V to 2.7 V) N JESD8-B (2.7 V to 3.6 V) I ESD protection: N HBM JESD22-A114E Class 3A exceeds 5000

74AUP2G241 General Description

The 74AUP2G241 provides a dual non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state. A LOW level at pin 2OE causes output 2Y to assume a high-im.

74AUP2G241 Datasheet (166.99 KB)

Preview of 74AUP2G241 PDF

Datasheet Details

Part number:

74AUP2G241

Manufacturer:

NXP ↗

File Size:

166.99 KB

Description:

Low-power dual buffer/line driver.
www.DataSheet4U.com 74AUP2G241 Low-power dual buffer/line driver; 3-state Rev. 03

* 12 January 2009 Product data sheet 1. General descriptio.

📁 Related Datasheet

74AUP2G240 - Low-power dual inverting buffer/line driver (nexperia)
74AUP2G240 Low-power dual inverting buffer/line driver; 3-state Rev. 10 — 1 December 2020 Product data sheet 1. General description The 74AUP2G240.

74AUP2G241 - Low-power dual buffer/line driver (nexperia)
74AUP2G241 Low-power dual buffer/line driver; 3-state Rev. 9 — 1 December 2020 Product data sheet 1. General description The 74AUP2G241 provides a d.

74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 8 — 5 February 2013 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NA.

74AUP2G00 - DUAL NAND GATE (Diodes)
NEW PRODUCT 74AUP2G00 DUAL NAND GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power an.

74AUP2G00 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 11 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NAND .

74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00-Q100 Low-power dual 2-input NAND gate Rev. 2 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00-Q100 provides dual 2-in.

74AUP2G02 - DUAL NOR GATE (Diodes)
NEW PRODUCT 74AUP2G02 DUAL NOR GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and.

74AUP2G02 - Low-power Dual 2-input NOR Gate (NXP)
74AUP2G02 Low-power dual 2-input NOR gate Rev. 7 — 4 February 2013 Product data sheet 1. General description The 74AUP2G02 provides a dual 2-input N.

TAGS

74AUP2G241 Low-power Dual Buffer line Driver NXP

Image Gallery

74AUP2G241 Datasheet Preview Page 2 74AUP2G241 Datasheet Preview Page 3

74AUP2G241 Distributor