Datasheet4U Logo Datasheet4U.com

74AUP2G240

Low-power dual inverting buffer/line driver

74AUP2G240 Features

* Wide supply voltage range from 0.8 V to 3.6 V

* High noise immunity

* Complies with JEDEC standards:

* JESD8-12 (0.8 V to 1.3 V)

* JESD8-11 (0.9 V to 1.65 V)

* JESD8-7 (1.2 V to 1.95 V)

* JESD8-5 (1.8 V to 2.7 V)

* JESD8-B (2.7 V to 3

74AUP2G240 General Description

The 74AUP2G240 provides the dual inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (nOE). A HIGH level at pin nOE causes the output to assume a high-impedance OFF-state. Schmitt-trigger action at all inputs makes the circuit tolerant to slo.

74AUP2G240 Datasheet (281.17 KB)

Preview of 74AUP2G240 PDF

Datasheet Details

Part number:

74AUP2G240

Manufacturer:

nexperia ↗

File Size:

281.17 KB

Description:

Low-power dual inverting buffer/line driver.

📁 Related Datasheet

74AUP2G241 - Low-power Dual Buffer/line Driver (NXP)
.. 74AUP2G241 Low-power dual buffer/line driver; 3-state Rev. 03 — 12 January 2009 Product data sheet 1. General description The 74.

74AUP2G241 - Low-power dual buffer/line driver (nexperia)
74AUP2G241 Low-power dual buffer/line driver; 3-state Rev. 9 — 1 December 2020 Product data sheet 1. General description The 74AUP2G241 provides a d.

74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 8 — 5 February 2013 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NA.

74AUP2G00 - DUAL NAND GATE (Diodes)
NEW PRODUCT 74AUP2G00 DUAL NAND GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power an.

74AUP2G00 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 11 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NAND .

74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00-Q100 Low-power dual 2-input NAND gate Rev. 2 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00-Q100 provides dual 2-in.

74AUP2G02 - DUAL NOR GATE (Diodes)
NEW PRODUCT 74AUP2G02 DUAL NOR GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and.

74AUP2G02 - Low-power Dual 2-input NOR Gate (NXP)
74AUP2G02 Low-power dual 2-input NOR gate Rev. 7 — 4 February 2013 Product data sheet 1. General description The 74AUP2G02 provides a dual 2-input N.

TAGS

74AUP2G240 Low-power dual inverting buffer line driver nexperia

Image Gallery

74AUP2G240 Datasheet Preview Page 2 74AUP2G240 Datasheet Preview Page 3

74AUP2G240 Distributor