74LS14 Datasheet, Schottky, ON Semiconductor

74LS14 Features

• Schottky –4422
    –3781 Email: ONlit
    –asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4
    –32
    –1 Nishi
   &nb

PDF File Details

Part number:

74LS14

Manufacturer:

ON Semiconductor ↗

File Size:

134.36kb

Download:

📄 Datasheet

Description:

Low power schottky.

74LS14 Application

• Applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer applicati

TAGS

74LS14

ON Semiconductor

📁 Related Datasheet

74LS10 - TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
SN54/74LS10 TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE VCC 14 13 12 11 10 9 8 LOW POWER SCHOTTKY 1 2 3 4 5 6 7 GND 14 1 J SUFFIX CERA.

74LS10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
DM74LS10 Triple 3-Input NAND Gate August 1986 Revised March 2000 DM74LS10 Triple 3-Input NAND Gate General Description This device contains three in.

74LS107 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (ETC)
DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs June 1989 DM54LS107A DM74LS107A .

74LS109 - Dual J-K Flip-Flop (Agere Systems)
.. .. .. .. .

74LS109A - LOW POWER SCHOTTKY (ON Semiconductor)
.. SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed pletely independent transition .

74LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
.ti. PACKAGE OPTION ADDENDUM 4-Dec-2021 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan (1) Drawi.

74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
DM74LS11 Triple 3-Input AND Gate August 1986 Revised March 2000 DM74LS11 Triple 3-Input AND Gate General Description This device contains three inde.

74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit.

74LS112A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs.

74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised March 2000 DM74.