Datasheet4U Logo Datasheet4U.com

MC10E141 - 8-BIT SHIFT REGISTER

Datasheet Summary

Description

The MC10E/100E141 is an 8-bit full-function shift register.

E141 performs serial/parallel in and serial/parallel out, shifting in either direction.

D7 accept parallel input data, while DL/DR accept serial input data for left/right shifting.

Features

  • 700 MHz Min. Shift Frequency.
  • 8-Bit.
  • Full-Function, Bi-Directional.
  • Asynchronous Master Reset.
  • Pin-Compatible with E241.
  • PECL Mode Operating Ran.

📥 Download Datasheet

Datasheet preview – MC10E141

Datasheet Details

Part number MC10E141
Manufacturer ON Semiconductor
File Size 143.76 KB
Description 8-BIT SHIFT REGISTER
Datasheet download datasheet MC10E141 Datasheet
Additional preview pages of the MC10E141 datasheet.

📁 Similar Datasheet

  • MC10E141 - 8-BIT SHIFT REGISTER (Motorola)
  • MC10E142 - 9-BIT SHIFT REGISTER (Motorola)
  • MC10E143 - 9-BIT HOLD REGISTER (Motorola)
  • MC10E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC10E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC10E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC10E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC10E112 - QUAD DRIVER (Motorola)
  • MC10E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
  • MC10E122 - 9-BIT BUFFER (Motorola)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
MC10E141 5 V ECL 8‐Bit Shift Register Description The MC10E/100E141 is an 8-bit full-function shift register. The E141 performs serial/parallel in and serial/parallel out, shifting in either direction. The eight inputs D0 − D7 accept parallel input data, while DL/DR accept serial input data for left/right shifting. The Qn outputs do not need to be terminated for the shift operation to function. To minimize noise and power, any Q output not used should be left unterminated. The select pins, SEL0 and SEL1, select one of four modes of operation: Load, Hold, Shift Left, Shift Right, according to the Function Table. Input data is accepted a set-up time before the positive clock edge. A HIGH on the Master Reset (MR) pin asynchronously resets all the registers to zero.
Published: |