Datasheet4U Logo Datasheet4U.com

PLL650-10 Network LAN Clock

PLL650-10 Description

.
The PLL 650-10 is a low cost, low jitter, and high performance clock synthesizer.

PLL650-10 Features

* w w Full CMOS output swing with 40-mA output drive capability. 25-mA output drive at TTL level. Advanced, low power, sub-micron CMOS processes. 25MHz fundamental crystal or clock input. Two outputs fixed at 125MHz. . Z

📥 Download Datasheet

Preview of PLL650-10 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
PLL650-10
Manufacturer
PhaseLink
File Size
347.46 KB
Datasheet
PLL650-10_PhaseLink.pdf
Description
Network LAN Clock

📁 Related Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

📌 All Tags

Network LAN Clock PhaseLink
PhaseLink PLL650-10-like datasheet