Datasheet4U Logo Datasheet4U.com

PLL702-03 - Low EMI Peripheral Clock Generator

📥 Download Datasheet

Preview of PLL702-03 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number PLL702-03
Manufacturer PhaseLink
File Size 128.67 KB
Description Low EMI Peripheral Clock Generator
Datasheet download datasheet PLL702-03_PhaseLink.pdf

PLL702-03 Product details

Description

Name VDDOSC XIN XOUT VSSOSC VSSB1 24.576MHz/SST0 Pin# 1 2 3 4 5 6 Type P I O P P B Description 3.3V power supply for oscillator, analog core and digital circuitry.Crystal input: for 24.576MHz fundamental crystal (CL = 20pF, parallel resonant mode, +/20ppm).On-chip load capacitors: no external load capacitors required.Crystal output.Ground connection.Ground connection.Bi-directional and Tri-Level pin.Upon power-on, the value of SST0 is latched in and used to select the SST control (see

Features

📁 PLL702-03 Similar Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
Other Datasheets by PhaseLink
Published: |