Datasheet4U Logo Datasheet4U.com

HD74AC165 - Parallel-Load 8-bit Shift Register

Datasheet Summary

Description

This 8-bit serial shift register shifts data from QA to QH when clocked, Parallel inputs to each stage are enabled by a low level at the Shift/Load Input.

Also included is a gated clock input and a complementary output from the eighth bit.

Features

  • Outputs Source/Sink 24 mA.
  • Ordering Information Part Name Package Type Package Code Package A.

📥 Download Datasheet

Datasheet preview – HD74AC165

Datasheet Details

Part number HD74AC165
Manufacturer Renesas
File Size 203.33 KB
Description Parallel-Load 8-bit Shift Register
Datasheet download datasheet HD74AC165 Datasheet
Additional preview pages of the HD74AC165 datasheet.

📁 Similar Datasheet

  • HD74AC165 - Parallel-Load 8-bit Shift Register (Hitachi Semiconductor)
  • HD74AC164 - Serial-In/ Parallel-Out Shift Register (Hitachi Semiconductor)
  • HD74AC166 - 8-bit Shift Register (Hitachi Semiconductor)
  • HD74AC107 - Dual JK Flip-Flop (with Separate Clear and Clock) (Hitachi Semiconductor)
  • HD74AC112 - Dual JK Negative Edge-Triggered Flip-Flop (Hitachi Semiconductor)
  • HD74AC123A - Dual Retriggerable Resettable Multivibrator (Hitachi Semiconductor)
  • HD74AC125 - Quad Buffer/Line Driver with 3-State Output (Hitachi Semiconductor)
  • HD74AC126 - Quad Buffer/Line Driver with 3-State Output (Hitachi Semiconductor)
  • HD74AC138 - 1-of-8 Decoder/Demultiplexer (Hitachi Semiconductor)
  • HD74AC139 - Dual 1-of-4 Decoder/Demultiplexer (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74AC165 Parallel-Load 8-bit Shift Register REJ03D0254–0200Z (Previous ADE-205-374 (Z)) Rev.2.00 Jul.16.2004 Description This 8-bit serial shift register shifts data from QA to QH when clocked, Parallel inputs to each stage are enabled by a low level at the Shift/Load Input. Also included is a gated clock input and a complementary output from the eighth bit. Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a clock inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the Shift/Load input high enables the other clock input. Data transfer occurs on the positive going edge of the clock. Parallel loading is inhibited as long as the Shift/Load input is high.
Published: |