M59BW102 Datasheet - ST Microelectronics

M59BW102 1 Mbit 64Kb x16 / Burst Low Voltage Flash Memory

The M59BW102 is a non-volatile memory that may be erased electrically at the chip level and programmed in-system on a Word-by-Word basis using only a single 3V VCC supply. For Program and Erase operations the necessary high voltages are generated internally. The device can also be programmed in stan.

M59BW102 1 Mbit (64Kb x16, Burst) Low Voltage Flash Memory PRELIMINARY DATA s 2.7 to 3.6V SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS SEQUENTIAL CYCLE TIME: 25ns RANDOM ACCESS TIME PROGRAMMING TIME: 10µs typical INTERLEAVED ACCESS TIME: 16ns CONTINUOUS MEMORY INTERLEAVING TSOP40 (N) 10 x 14mm s s s s s Unlimited Linear Access Data Output s PROGRAM/ERASE CONTROLLER (P/E.C.) Program Word-by-Word Status Register bits s LOW POWER CONSUMPTION Stand.

M59BW102 Features

* an interleaved access modality which allows extremely fast access time. The device is offered in TSOP40 (10 x 14mm) package. Figure 1. Logic Diagram VCC 16 A0-A15 W E G ALE M59BW102 16 DQ0-DQ15 VSS AI02763B March 2000 This is preliminary information on a new product now in development or under

M59BW102 Datasheet (181.04 KB)