* asymmetrically blocked architecture. M59MR032 has an array of 71 blocks and is divided into two banks A and B, providing Dual Bank operations. While programming or erasing in Bank A, read operations are possible into Bank B or vice versa. The memory also features an erase suspend allowing to read or
M59MR032C Datasheet (352.16 KB)
M59MR032C
352.16 KB
32 mbit 2mb x16 / mux i/o / dual bank / burst 1.8v supply flash memory.
M59MR032C M59MR032D
32 Mbit (2Mb x16, Mux I/O, Dual Bank, Burst) 1.8V Supply Flash Memory
s
SUPPLY VOLTAGE
* VDD = VDDQ = 1.65V to 2.0V for P.
📁 Related Datasheet
M59MR032D 32 Mbit 2Mb x16 / Mux I/O / Dual Bank / Burst 1.8V Supply Flash Memory (ST Microelectronics)
M5911 N-Channel JFET Pairs (Siliconix)
M5912 N-Channel JFET Pairs (Siliconix)
M5913 COMBINED SINGLE CHIP PCM CODEC AND FILTER (ST Microelectronics)
M59330P LAN Transceiver (Renesas Technology)
M5938A Very Ultra-Low On-Resistance Load Switch (Global Mixed-mode Technology)
M5938B Very Ultra-Low On-Resistance Load Switch (Global Mixed-mode Technology)
M5938C Very Ultra-Low On-Resistance Load Switch (Global Mixed-mode Technology)
M59BW102 1 Mbit 64Kb x16 / Burst Low Voltage Flash Memory (ST Microelectronics)
M59DR008E 8 Mbit Low Voltage Flash Memory (STMicroelectronics)
