* JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Dual banks operation MRS cycle with address key programs -. CAS latency ( 2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) All inputs are sampled
K4S160822D Datasheet (1.16 MB)
K4S160822D
Samsung semiconductor
1.16 MB
2mx8 sdram 1m x 8bit x 2 banks synchronous dram lvttl.
K4S160822D CMOS SDRAM 2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL Revision 1.0 October 1999 Samsung Electronics reserves the right to ch.
📁 Related Datasheet
K4S161622D 512K x 16Bit x 2 Banks Synchronous DRAM (Samsung semiconductor)
K4S161622E 1M x 16 SDRAM (Samsung semiconductor)
K4S161622H 16Mb H-die SDRAM Specification (Samsung semiconductor)
K4S1G0632D SDRAM stacked 1Gb D-die (Samsung Electronics)
K4S1G0732B-TC75 SDRAM stacked 1Gb B-die (Samsung semiconductor)
K4S1G0732D SDRAM stacked 1Gb D-die (Samsung Electronics)
K4S280432A 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL (Samsung semiconductor)
K4S280432B 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL (Samsung semiconductor)
K4S280432C 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL (Samsung semiconductor)
K4S280432D 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL (Samsung semiconductor)
