Part number:
A3S28D40JTP
Manufacturer:
Zentel
File Size:
533.07 KB
Description:
128m double data rate synchronous dram.
Datasheet Details
A3S28D40JTP is a 4-bank x 2,097,152-word x 16bit double data rate synchronous DRAM , with SSTL_2 interface.
All control and address signals are referenced to the rising edge of CLK.
Input data is registered on both edges of data strobe ,and output data and data strobe are referenced on both edges of
A3S28D40JTP Features
* - VDD=VDDQ=2.5V+0.2V (-50) - Double data rate architecture ; two data transfers per clock cycle. - Bidirectional , data strobe (DQS) is transmitted/received with data - Differential clock input (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands entered on
Datasheet Details
A3S28D40JTP
Zentel
533.07 KB
128m double data rate synchronous dram.
📁 Related Datasheet
📌 All Tags