Datasheet4U Logo Datasheet4U.com

CDCLVD1208 2:8 Low Additive Jitter LVDS Buffer

📥 Download Datasheet  Datasheet Preview Page 1

Description

Product Folder Sample & Buy Technical Documents Tools & Software Support & Community CDCLVD1208 SCAS899A * AUGUST 2010 * REVISED .
The CDCLVD1208 clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 8 pairs of differential LVDS clock outputs (OUT0 through O.

📥 Download Datasheet

Preview of CDCLVD1208 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* 1 2:8 Differential Buffer
* Low Additive Jitter: < 300-fs RMS in 10-kHz to 20-MHz
* Low Output Skew of 45 ps (Maximum)
* Universal Inputs Accept LVDS, LVPECL, and LVCMOS
* Selectable Clock Inputs Through Control Pin
* 8 LVDS Outputs, ANSI EIA/TIA-644A

Applications

* Telecommunications and Networking
* Medical Imaging
* Test and Measurement Equipment
* Wireless Communications

CDCLVD1208 Distributors

📁 Related Datasheet

📌 All Tags

Texas Instruments CDCLVD1208-like datasheet