Part number:
74AUP2G3404
Manufacturer:
File Size:
245.63 KB
Description:
Low-power buffer and inverter.
74AUP2G3404 Datasheet (245.63 KB)
* Wide supply voltage range from 0.8 V to 3.6 V
* CMOS low power dissipation
* High noise immunity
* Overvoltage tolerant inputs to 3.6 V
* Low noise overshoot and undershoot < 10 % of VCC
* IOFF circuitry provides partial Power-down mode operation
74AUP2G3404 Datasheet (245.63 KB)
74AUP2G3404
245.63 KB
Low-power buffer and inverter.
📁 Related Datasheet
74AUP2G3404 - BUFFER AND INVERTER
(Diodes)
74AUP2G3404
BUFFER AND INVERTER
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life .
74AUP2G3407 - Low-power single buffer
(nexperia)
74AUP2G3407
Low-power single buffer; single buffer with open-drain
Rev. 3 — 10 February 2022
Product data sheet
1. General description
The 74AUP2G.
74AUP2G34 - DUAL BUFFERS
(Diodes)
ADAVDAVANCNECDE ID INFNFORORMAMTAITIOONN
74AUP2G34
DUAL BUFFERS
Description
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low.
74AUP2G34 - Low-power dual buffer
(NXP)
.
74AUP2G34 - Low-power dual buffer
(nexperia)
74AUP2G34
Low-power dual buffer
Rev. 8 — 31 January 2022
Product data sheet
1. General description
The 74AUP2G34 is a dual buffer. Schmitt-trigger a.
74AUP2G32 - DUAL OR GATE
(Diodes)
NEW PRODUCT
74AUP2G32
DUAL OR GATE
Description
Pin Assignments
The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and .
74AUP2G32 - Low-power Dual 2-input OR Gate
(NXP)
74AUP2G32
Low-power dual 2-input OR gate
Rev. 7 — 23 January 2013
Product data sheet
1. General description
The 74AUP2G32 provides dual 2-input OR f.
74AUP2G32 - Low-power dual 2-input OR gate
(nexperia)
74AUP2G32
Low-power dual 2-input OR gate
Rev. 9 — 24 June 2022
Product data sheet
1. General description
The 74AUP2G32 is a dual 2-input OR gate. Sc.
