Datasheet4U Logo Datasheet4U.com

74AUP2G86

Low-power dual 2-input EXCLUSIVE-OR gate

74AUP2G86 Features

* Wide supply voltage range from 0.8 V to 3.6 V

* High noise immunity

* Complies with JEDEC standards:

* JESD8-12 (0.8 V to 1.3 V)

* JESD8-11 (0.9 V to 1.65 V)

* JESD8-7 (1.2 V to 1.95 V)

* JESD8-5 (1.8 V to 2.7 V)

* JESD8-B (2.7 V to 3

74AUP2G86 General Description

The 74AUP2G86 provides the dual 2-input EXCLUSIVE-OR function. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VC.

74AUP2G86 Datasheet (252.40 KB)

Preview of 74AUP2G86 PDF

Datasheet Details

Part number:

74AUP2G86

Manufacturer:

nexperia ↗

File Size:

252.40 KB

Description:

Low-power dual 2-input exclusive-or gate.

📁 Related Datasheet

74AUP2G80 - Low-power dual D-type flip-flop (NXP)
.. 74AUP2G80 Low-power dual D-type flip-flop; positive-edge trigger Rev. 01 — 25 August 2006 Product data sheet 1. General descriptio.

74AUP2G80 - Low-power dual D-type flip-flop (nexperia)
74AUP2G80 Low-power dual D-type flip-flop; positive-edge trigger Rev. 11 — 7 December 2020 Product data sheet 1. General description The 74AUP2G80.

74AUP2G86 - Low Power Dual 2-Input EXCLUSIVE Gate (NXP)
74AUP2G86 Low-power dual 2-input EXCLUSIVE-OR gate Rev. 8 — 24 January 2013 Product data sheet 1. General description The 74AUP2G86 provides the d.

74AUP2G86 - DUAL EXCLUSIVE OR GATE (Diodes)
NEW PRODUCT 74AUP2G86 DUAL EXCLUSIVE OR GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low .

74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 8 — 5 February 2013 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NA.

74AUP2G00 - DUAL NAND GATE (Diodes)
NEW PRODUCT 74AUP2G00 DUAL NAND GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power an.

74AUP2G00 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 11 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NAND .

74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00-Q100 Low-power dual 2-input NAND gate Rev. 2 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00-Q100 provides dual 2-in.

74AUP2G02 - DUAL NOR GATE (Diodes)
NEW PRODUCT 74AUP2G02 DUAL NOR GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and.

TAGS

74AUP2G86 Low-power dual 2-input EXCLUSIVE-OR gate nexperia

Image Gallery

74AUP2G86 Datasheet Preview Page 2 74AUP2G86 Datasheet Preview Page 3

74AUP2G86 Distributor