Datasheet Details
| Part number | DFPDIV |
|---|---|
| Manufacturer | Digital Core Design |
| File Size | 170.53 KB |
| Description | Floating Point Pipelined Divider Unit |
| Datasheet | DFPDIV_DigitalCoreDesign.pdf |
|
|
|
Overview: DFPDIV .. Floating Point Pipelined Divider Unit ver 2.15 OVERVIEW ● Fully synthesizable, static synchronous design with no internal tri-states The DFPDIV uses the pipelined mathematics algorithm to divide two arguments. The input numbers format is according to IEEE754 standard. DFPDIV supports single precision real number. Divide operation was pipelined up to 15 levels. Input data are fed every clock cycle. The first result appears after 15 clock periods latency and next results are available each clock cycle. Full IEEE-754 precision and accuracy are included.
| Part number | DFPDIV |
|---|---|
| Manufacturer | Digital Core Design |
| File Size | 170.53 KB |
| Description | Floating Point Pipelined Divider Unit |
| Datasheet | DFPDIV_DigitalCoreDesign.pdf |
|
|
|
| Brand Logo | Part Number | Description | Other Manufacturers |
|---|---|---|---|
![]() |
DFP1000 | Dual output 1000 Watt AC/DC PFC front-end for distributed power architectures | Artesyn Technologies |
| DFP14 | Thick Film Resistor Networks Flat Pack | Vishay Siliconix | |
| DFP16 | Thick Film Resistor Networks Flat Pack | Vishay Siliconix | |
![]() |
DFP2N60 | N-Channel MOSFET | DnI |
![]() |
DFP30N06 | N-Channel MOSFET | DnI |
| Part Number | Description |
|---|---|
| DFP2INT | Floating Point To Integer Pipelined Converter |
| DFPADD | Floating Point Pipelined Adder Unit |
| DFPAU | Floating Point Arithmetic Coprocessor |
| DFPAU-DP | Floating Point Arithmetic Coprocessor Double Precision |
| DFPCOMP | Floating Point Comparator Unit |
| DFPIC1655X | High Performance Configurable 8-bit RISC Microcontroller |
| DFPIC165X | High Performance 8-bit RISC Microcontroller |
| DFPMU | Floating Point Coprocessor |
| DFPMU-DP | Floating Point Coprocessor Double Precision |
| DFPMUL | Floating Point Pipelined Multiplier Unit |