www.DataSheet4U.com www.DataSheet4U.com www.Data.
ON Semiconductor
11
74LS109A - LOW POWER SCHOTTKY
www.DataSheet4U.com SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed completely independent transition .
Agere Systems
10
74LS109 - Dual J-K Flip-Flop
www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com www.DataSheet4U.com .
ON Semiconductor
7
SN74LS109 - LOW POWER SCHOTTKY
SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops.
Texas Instruments
7
74LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops
www.ti.com PACKAGE OPTION ADDENDUM 4-Dec-2021 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan (1) Drawi.
Motorola
5
SN74LS109A - DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54/ 74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The c.
Hitachi Semiconductor
3
HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit.
Hitachi Semiconductor
3
HD74LS109A - Dual J-K Positive-edge-triggered Flip-Flops
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit.
ON Semiconductor
3
SN74LS109A - Dual JK Positive Edge-Triggered Flip-Flop
SN74LS109A Dual JK Positive Edge−Triggered Flip−Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops.
Fairchild Semiconductor
2
DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs June 1986 Revised March 2000 DM74LS109A Dual Pos.
National Semiconductor
2
DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS109 DM54LS109A D.
Texas Instruments
2
SN74LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops
PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 PACKAGING INFORMATION Orderable Device JM38510/30109BEA Status Package Type Package Pins Package .