TRIGGER Datasheet | Specifications & PDF Download

DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs August 1986 Revised March 2000 DM74LS73A Dua

(335 views)

74HC14 Hex Schmitt−Trigger Inverter High−Performance Silicon−Gate CMOS The 74HC14 is identical in pinout to the LS14, LS04 and the HC04. The device i

(267 views)

U. R L. O 1639 EC #E7 Fi le I GN ZE D TO-220 Isolated MT2 MT1 T Internally Triggered Triacs (4 A to 15 A) E3 General Description Teccor’s Q

(229 views)

SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are

(227 views)

K0900G - K2600G Axial Leaded Silicon Bilateral Voltage Triggered Features · Excellent capability of absorbing transient surge · Quick response to sur

(225 views)

U. R L. O 1639 EC #E7 Fi le I GN ZE D TO-220 Isolated MT2 MT1 T Internally Triggered Triacs (4 A to 15 A) E3 General Description Teccor’s Q

(213 views)

Z0109M1 Datasheet 1 A, 10 mA, 4-triggering quadrant Triac in SO-8 NC A2 A2 NC Top view 1. A1 NC NC G Product status link Z0109M1 Product summary

(213 views)

U. R L. O 1639 EC #E7 Fi le I GN ZE D TO-220 Isolated MT2 MT1 T Internally Triggered Triacs (4 A to 15 A) E3 General Description Teccor’s Q

(209 views)

U. R L. O 1639 EC #E7 Fi le I GN ZE D TO-220 Isolated MT2 MT1 T Internally Triggered Triacs (4 A to 15 A) E3 General Description Teccor’s Q

(207 views)

DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs August 1986 Revised March 2000 DM74LS73A Dua

(195 views)

Product Folder Order Now Technical Documents Tools & Software Support & Community CD40106B SCHS097F – NOVEMBER 1998 – REVISED MARCH 2017 CD40106B

(188 views)

19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit

(187 views)

www.DataSheet4U.com SN54/74LS12 TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE V CC 14 13 12 11 10 9 8 LOW POWER SCHOTTKY * * * 1 2 3 4

(160 views)

www.ti.com TAPE AND REEL INFORMATION PACKAGE MATERIALS INFORMATION 14-Jul-2012 *All dimensions are nominal Device Package Package Pins Type Drawin

(159 views)

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output

(153 views)

19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit

(152 views)

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D

(152 views)

DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops March 1998 DM74LS373/DM74LS374 3-STATE Octal D-Type Trans

(152 views)

SN54122, SN54123, SN54130, SN54LS122, SN54LS123, SN74122, SN74123, SN74130, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS SDLS043 – DEC

(151 views)

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs

(149 views)