CY2DP3120 buffer equivalent, differential clock/data fanout buffer.
* Twenty ECL/PECL differential outputs
* One ECL/PECL compatible differential or single-ended clock inputs
* One HSTL compatible differential or single-ended .
The device is implemented on SiGe technology and has a fully differential internal architecture that is optimized to ac.
Image gallery
Download