Datasheet4U Logo Datasheet4U.com

EDD5116AGTA-4 - 512M bits DDR SDRAM

This page provides the datasheet information for the EDD5116AGTA-4, a member of the EDD5108AGTA-4 512M bits DDR SDRAM family.

Features

  • Double-data-rate architecture; two data transfers per clock cycle.
  • The high-speed data transfer is realized by the 2 bits prefetch pipelined architecture.
  • Bi-directional data strobe (DQS) is transmitted /received with data for capturing data at the receiver.
  • Data inputs, outputs, and DM are synchronized with DQS.
  • DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
  • Differential clock inputs (CK and /CK).
  • DLL.

📥 Download Datasheet

Datasheet preview – EDD5116AGTA-4

Datasheet Details

Part number EDD5116AGTA-4
Manufacturer Elpida Memory
File Size 561.99 KB
Description 512M bits DDR SDRAM
Datasheet download datasheet EDD5116AGTA-4 Datasheet
Additional preview pages of the EDD5116AGTA-4 datasheet.
Other Datasheets by Elpida Memory

Full PDF Text Transcription

Click to expand full text
DATA SHEET 512M bits DDR SDRAM EDD5108AGTA-4 (64M words × 8 bits) EDD5116AGTA-4 (32M words × 16 bits) Specifications • Density: 512M bits • Organization ⎯ 16M words × 8 bits × 4 banks (EDD5108AGTA) ⎯ 8M words × 16 bits × 4 banks (EDD5116AGTA) • Package: 66-pin plastic TSOP (II) ⎯ Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 2.5V ± 0.125V • Data rate: 500Mbps (max.) • Four internal banks for concurrent operation • Interface: SSTL_2 • Burst lengths (BL): 2, 4, 8 • Burst type (BT): ⎯ Sequential (2, 4, 8) ⎯ Interleave (2, 4, 8) • /CAS Latency (CL): 3 • Precharge: auto precharge option for each burst access • Driver strength: normal/weak • Refresh: auto-refresh, self-refresh • Refresh cycles: 8192 cycles/64ms ⎯ Average refresh period: 7.
Published: |