Datasheet4U Logo Datasheet4U.com

FIN1002 - LVDS 1-Bit High Speed Differential Receiver

This page provides the datasheet information for the FIN1002, a member of the FIN LVDS 1-Bit High Speed Differential Receiver family.

Description

This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology.

The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal levels.

Features

  • s Greater than 400Mbs data rate s 3.3V power supply operation s 0.4ns maximum pulse skew s 2.5ns maximum propagation delay s Bus pin ESD (HBM) protection exceeds 10kV s Power-Off over voltage tolerant input and output s Fail safe protection for open-circuit and non-driven, shorted or terminated conditions s High impedance output at VCC < 1.5V s Meets or exceeds the TIA/EIA-644 LVDS standard s 5-Lead SOT23 package saves space Ordering Code: Order Number FIN1002M5 FIN1002M5X Package Number MA05B.

📥 Download Datasheet

Datasheet preview – FIN1002

📁 Similar Datasheet

Other Datasheets by Fairchild Semiconductor
  • FIN1001 - 3.3V LVDS 1-Bit High Speed Differential Driver
  • FIN1017 - 3.3V LVDS 1-Bit High Speed Differential Driver
  • FIN1018 - 3.3V LVDS 1-Bit High Speed Differential Receiver
  • FIN1019 - 3.3V LVDS High Speed Differential Driver/Receiver
  • FIN1022 - 2 X 2 LVDS High Speed Crosspoint Switch
  • FIN1025 - 3.3V LVDS 2-Bit High Speed Differential Driver
  • FIN1026 - 3.3V LVDS 2-Bit High Speed Differential Receiver
  • FIN1027 - 3.3V LVDS 2-Bit High Speed Differential Driver

Full PDF Text Transcription

Click to expand full text
FIN1002 LVDS 1-Bit High Speed Differential Receiver February 2002 Revised February 2002 FIN1002 LVDS 1-Bit High Speed Differential Receiver General Description This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock or data. The FIN1002 can be paired with its companion driver, the FIN1001, or with any other LVDS driver. Features s Greater than 400Mbs data rate s 3.3V power supply operation s 0.4ns maximum pulse skew s 2.
Published: |