Datasheet4U Logo Datasheet4U.com

TH58BVG2S3HBAI4 - 4-GBIT (512M x 8-BIT) CMOS NAND E2PROM

Description

The TH58BVG2S3HBAI4 is a single 3.3V 4 Gbit (4,429,185,024 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048  64) bytes  64 pages  4096 blocks.

📥 Download Datasheet

Datasheet Details

Part number TH58BVG2S3HBAI4
Manufacturer Toshiba
File Size 690.29 KB
Description 4-GBIT (512M x 8-BIT) CMOS NAND E2PROM
Datasheet download datasheet TH58BVG2S3HBAI4 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TH58100FT TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS Toshiba Semiconductor
TH58100FTI TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS Toshiba Semiconductor
TH58NVG1S3AFT05 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS Toshiba Semiconductor
TH58NVG4S0FTA20 16 GBIT (2G x 8 BIT) CMOS NAND E2PROM Toshiba Semiconductor
TH58NVG5S0FTA20 32-GBIT (4G x 8 BIT) CMOS NAND E2PROM Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TH58BVG3S0HBAI4 8 GBIT (1G x 8 BIT) CMOS NAND E2PROM
TH58BVG3S0HBAI6 8G-BIT (1G x 8 BIT) CMOS NAND E2PROM
TH58BVG3S0HTA00 8 GBIT (1G x 8 BIT) CMOS NAND E2PROM
TH58BVG3S0HTAI0 8 GBIT (1G x 8 BIT) CMOS NAND E2PROM
TH58BYG3S0HBAI4 8 GBIT (1G x 8 BIT) CMOS NAND E2PROM

Full PDF Text Transcription

Click to expand full text
TH58BVG2S3HBAI4 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 4 GBIT (512M  8 BIT) CMOS NAND E2PROM DESCRIPTION The TH58BVG2S3HBAI4 is a single 3.3V 4 Gbit (4,429,185,024 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048  64) bytes  64 pages  4096 blocks. The device has a 2112-byte static register which allows program and read data to be transferred between the register and the memory cell array in 2112-bytes increments. The Erase operation is implemented in a single block unit (128 Kbytes  4 Kbytes: 2112 bytes  64 pages). The TH58BVG2S3HBAI4 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs.
Published: |