* Synchronizes with standard telecom system references and synthesizes a wide variety of protected telecom line interface clocks that are compliant with Telcordia GR-253-CORE and ITU-T G.813 Internal APLL provides standard output clock frequencies from 6.48 MHz up to 622.08 MHz with jitter l
ZL30117
Zarlink Semiconductor
303.88 KB
Sonet/sdh low jitter line card synchronizer.
www.DataSheet4U.com ZL30117 SONET/SDH Low Jitter Line Card Synchronizer Data Sheet February 2006 A full Design Manual is available to qualified cust.
📁 Related Datasheet
ZL30110 Telecom Rate Conversion DPLL (Zarlink Semiconductor)
ZL30111 POTS Line Card PLL (Zarlink Semiconductor)
ZL30112 SLIC/CODEC DPLL (Zarlink Semiconductor)
ZL30116 SONET/SDH Low Jitter System Synchronizer (Zarlink Semiconductor)
ZL30119 Low Jitter Line Card Synchronizer (Zarlink Semiconductor)
ZL30100 T1/E1 System Synchronizer (Zarlink Semiconductor Inc)
ZL30101 T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)
ZL30102 T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30105 T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30106 SONET/SDH/PDH Network Interface DPLL (Zarlink)
