* - Double-data-rate architecture; two data transfers per clock cycle - The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture - Bi-directional differential data strobe (DQS and DQS) is transmitted/received with data for capturing data at the receiver - DQS is edge-alig
AS4C256M16D3LB-12BCN Datasheet (2.37 MB)
AS4C256M16D3LB-12BCN
Alliance Semiconductor
2.37 MB
4gb dram.
AS4C256M16D3LB-12BIN AS4C256M16D3LB-12BCN Revision History 4Gb AS4C256M16D3LB - 12BIN/BCN 96 ball FBGA PACKAGE Revision Rev 1.0 Rev 1.1 Details Pre.
📁 Related Datasheet
AS4C256M16D3LB-12BAN 4Gb DRAM (Alliance Semiconductor)
AS4C256M16D3LB-12BIN 4Gb DRAM (Alliance Semiconductor)
AS4C256M16D3L 256M x 16 bit DDR3L Synchronous DRAM (Alliance Semiconductor)
AS4C256M16D3LA-12BIN 256M x 16 bit DDR3L Synchronous DRAM (Alliance Semiconductor)
AS4C256M16D3A-12BIN 256M x 16 bit DDR3 Synchronous DRAM (Alliance Semiconductor)
AS4C256M16D3B-12BCN Double-data-rate architecture (Alliance Semiconductor)
AS4C256K16E0 5V 256K x 16 CMOS DRAM (Alliance Semiconductor)
AS4C256K16FO 5V 256K x 16 CMOS DRAM (Alliance Semiconductor)
AS4C2GM4D3L DDR3L SDRAM (Alliance Semiconductor)
AS4C2M32S 2M x 32 bit Synchronous DRAM (Alliance Semiconductor)
