CY7C1248KV18 Datasheet, Architecture, Cypress Semiconductor

CY7C1248KV18 Features

• Architecture
• 36-Mbit density (2M × 18, 1M × 36)
• 450 MHz clock for high bandwidth
• Two-word burst for reducing address bus frequency
• Double data rate (DDR) inte

PDF File Details

Part number:

CY7C1248KV18

Manufacturer:

Cypress Semiconductor

File Size:

1.17MB

Download:

📄 Datasheet

Description:

36-mbit ddr ii+ sram two-word burst architecture.

TAGS

CY7C1248KV18

Cypress Semiconductor

📁 Related Datasheet

CY7C12411KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1241KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1241V18 - 36-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1241V18 CY7C1256V18 CY7C1243V18 CY7C1245V18 36-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features • Separate independ.

CY7C12431KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1243KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1243V18 - 36-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1241V18 CY7C1256V18 CY7C1243V18 CY7C1245V18 36-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features • Separate independ.

CY7C12451KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1245KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1212F - 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1212F .. 1-Mbit (64K x 18) Pipelined Sync SRAM Features • Registered inputs and outputs for pipelined operation • 64K × 18 mo.

CY7C1212H - 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)
CY7C1212H .. 1-Mbit (64K x 18) Pipelined Sync SRAM Features • Registered inputs and outputs for pipelined operation • 64K × 18 mo.