CY7C1241V18 Datasheet - Cypress Semiconductor

CY7C1241V18 36-Mbit QDR-II SRAM 4-Word Burst Architecture

The CY7C1241V18, CY7C1256V18, CY7C1243V18, and CY7C1245V18 are 1.8V Synchronous Pipelined SRAMs, equipped with Quad Data Rate-II+ (QDR-II+) architecture. QDR-II+ architecture consists of two separate ports to access the memory array. The read port has dedicated data outputs to support read operation.

CY7C1241V18 Features

* Separate independent read and write data ports

* Supports concurrent transactions

* 300 MHz to 375 MHz clock for high bandwidth

* 4-Word Burst for reducing address bus frequency

* Double Data Rate (DDR) interfaces on both read and write ports (data transferr

CY7C1241V18_CypressSemiconductor.pdf

CY7C1241V18 Datasheet Preview — Preview of CY7C1241V18 PDF

Datasheet Details

Part number:

CY7C1241V18

Manufacturer:

Cypress Semiconductor

File Size:

Direct Link

Description:

36-mbit qdr-ii sram 4-word burst architecture.

📁 Related Datasheet

CY7C12411KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1241KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C12431KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1243KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1243V18 36-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C12451KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1245KV18 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1248KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1241V18 CY7C1241V18 36-Mbit QDR-II SRAM 4-Word Burst Architecture Cypress Semiconductor

CY7C1241V18 Distributor