Datasheet4U Logo Datasheet4U.com

CY7C1243V18

36-Mbit QDR-II SRAM 4-Word Burst Architecture

CY7C1243V18 Features

* Separate independent read and write data ports

* Supports concurrent transactions

* 300 MHz to 375 MHz clock for high bandwidth

* 4-Word Burst for reducing address bus frequency

* Double Data Rate (DDR) interfaces on both read and write ports (data transferr

CY7C1243V18 General Description

The CY7C1241V18, CY7C1256V18, CY7C1243V18, and CY7C1245V18 are 1.8V Synchronous Pipelined SRAMs, equipped with Quad Data Rate-II+ (QDR-II+) architecture. QDR-II+ architecture consists of two separate ports to access the memory array. The read port has dedicated data outputs to support read operation.

CY7C1243V18 Datasheet (Direct Link)

Preview of CY7C1243V18 PDF

Datasheet Details

Part number:

CY7C1243V18

Manufacturer:

Cypress Semiconductor

File Size:

Direct Link

Description:

36-mbit qdr-ii sram 4-word burst architecture.

📁 Related Datasheet

CY7C12431KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1243KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C12411KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1241KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1241V18 - 36-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1241V18 CY7C1256V18 CY7C1243V18 CY7C1245V18 36-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features • Separate independ.

CY7C12451KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1245KV18 - 36-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) CY7C.

CY7C1248KV18 - 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C1248KV18/CY7C1250KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) 36-Mbit DDR II+ SRAM Two-Word Burst Architecture .

TAGS

CY7C1243V18 36-Mbit QDR-II SRAM 4-Word Burst Architecture Cypress Semiconductor

CY7C1243V18 Distributor