Datasheet4U Logo Datasheet4U.com

CY7C1480V33, CY7C1486V33 - (CY7C1480V33 / CY7C1482V33 / CY7C1486V33) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM

The CY7C1480V33 by Cypress Semiconductor is a (CY7C1480V33 / CY7C1482V33 / CY7C1486V33) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM. Below is the official datasheet preview.

📥 Download Datasheet

Official preview page of the CY7C1480V33 (CY7C1480V33 / CY7C1482V33 / CY7C1486V33) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM datasheet (Cypress Semiconductor).

Datasheet Details

Part number CY7C1480V33, CY7C1486V33
Manufacturer Cypress Semiconductor
File Size 398.87 KB
Description (CY7C1480V33 / CY7C1482V33 / CY7C1486V33) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
Datasheet download datasheet CY7C1486V33_CypressSemiconductor.pdf
Note This datasheet PDF includes multiple part numbers: CY7C1480V33, CY7C1486V33.
Please refer to the document for exact specifications by model.
Additional preview pages of the CY7C1480V33 datasheet.

CY7C1480V33 Product details

Description

1] The CY7C1480V33/CY7C1482V33/CY7C1486V33 SRAM integrates 2,097,152 x 36/4,194,304 x 18,1,048,576 × 72 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE1), depth-expansion Chip Enables (CE2 and CE3), Burst Control inputs (ADSC, ADSP, an

Features

Other Datasheets by Cypress Semiconductor
Published: |