M12L16161A-7TIG2Q Datasheet, Dram, ESMT

M12L16161A-7TIG2Q Features

  • Dram GENERAL DESCRIPTION z JEDEC standard 3.3V power supply z LVTTL compatible with multiplexed address z Dual banks operation z MRS cycle with address key programs - CAS Latency (2 & 3 )

PDF File Details

Part number:

M12L16161A-7TIG2Q

Manufacturer:

ESMT

File Size:

702.53kb

Download:

📄 Datasheet

Description:

512k x 16bit x 2banks synchronous dram. z JEDEC standard 3.3V power supply z LVTTL compatible with multiplexed address z Dual banks operation z MRS cycle with address key p

Datasheet Preview: M12L16161A-7TIG2Q 📥 Download PDF (702.53kb)
Page 2 of M12L16161A-7TIG2Q Page 3 of M12L16161A-7TIG2Q

M12L16161A-7TIG2Q Application

  • Applications z Burst Read Single-bit Write operation z DQM

TAGS

M12L16161A-7TIG2Q
512K
16Bit
2Banks
Synchronous
DRAM
ESMT

📁 Related Datasheet

M12L16161A-7TG2R - 512K x 16Bit x 2Banks Synchronous DRAM (ESMT)
ESMT SDRAM M12L16161A (2R) 512K x 16Bit x 2Banks Synchronous DRAM FEATURES GENERAL DESCRIPTION  JEDEC standard 3.3V power supply The M12L16161A .

M12L16161A-5TG2R - 512K x 16Bit x 2Banks Synchronous DRAM (ESMT)
ESMT SDRAM M12L16161A (2R) 512K x 16Bit x 2Banks Synchronous DRAM FEATURES GENERAL DESCRIPTION  JEDEC standard 3.3V power supply The M12L16161A .

M12L16161A-5TIG2Q - 512K x 16Bit x 2Banks Synchronous DRAM (ESMT)
ESMT SDRAM M12L16161A (2Q) Operation Temperature Condition -40°C~85°C 512K x 16Bit x 2Banks Synchronous DRAM FEATURES GENERAL DESCRIPTION z JEDEC .

M12L128168A-5BG - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-5BG2N - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-5BG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES JEDEC standard 3.3V power supply LVTTL patible with multiplexed address Four banks operation MRS cycle with address key program.

M12L128168A-5BVAG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-5BVAG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-5BVG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-5BVG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

Since 2006. D4U Semicon.   |   Datasheet4U.com   |   Contact Us   |   Privacy Policy   |   Purchase of parts