ICS8735-01 Datasheet PDF - Integrated Circuit Systems ZERO DELAY CLOCK GENERATOR Specs

ICS8735-01 - ZERO DELAY CLOCK GENERATOR

Datasheet Summary

Description

The ICS8735-01 is a highly versatile 1:5 Differential-to-3.3V LVPECL clock generator and a HiPerClockS™ member of the HiPerClockS™ family of High Performance Clock Solutions from ICS.

Features

5 differential 3.3V LVPECL outputs.
Selectable differential clock inputs.
CLKx, nCLKx pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
Output frequency range: 31.25MHz to 700MHz.
Input frequency range: 31.25MHz to 700MHz.
VCO range: 250MHz to 700MHz.
Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8.
External feedback f.

Datasheet Details

Part number	ICS8735-01
Manufacturer	Integrated Circuit Systems
File Size	287.35 KB
Description	ZERO DELAY CLOCK GENERATOR
Datasheet	ICS8735-01 Datasheet
Additional preview pages of the ICS8735-01 datasheet.

📁 Similar Datasheet

ICS8735I-21 - ZERO DELAY CLOCK GENERATOR (IDT)

ICS873032 - 5V LVPECL/ECL CLOCK GENERATOR (Integrated Circuit System)

ICS873034 - 3.3V LVPECL/ECL CLOCK GENERATOR (Integrated Circuit System)

ICS873991-147 - LOW VOLTAGE LVCMOS/LVPECL-TO LVPECL/ECL CLOCK GENERATOR (Integrated Device Technology)

ICS87001I-01 - LVCMOS/LVTTL Clock Divider (Integrated Device Technology)

ICS87002-05 - 1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer (IDT)

ICS87004I - Differential-to-LVCMOS/LVTTL Zero Delay Clock Generator (IDT)

ICS87008I - 1-TO-8 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR (IDT)

ICS8714008I - Zero Delay Buffer/ Clock Generator (Integrated Device Technology)

Full PDF Text Transcription

Click to expand full text

Integrated Circuit Systems, Inc. ICS8735-01 1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR FEATURES • 5 differential 3.3V LVPECL outputs • Selectable differential clock inputs • CLKx, nCLKx pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL • Output frequency range: 31.25MHz to 700MHz • Input frequency range: 31.25MHz to 700MHz • VCO range: 250MHz to 700MHz • Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8 • External feedback for “zero delay” clock regeneration with configurable frequencies • Cycle-to-cycle jitter: 25ps (maximum) • Output skew: 25ps (maximum) • Static phase offset: 50ps ± 100ps • 3.

Published: Oct 29, 2005 |