Datasheet4U Logo Datasheet4U.com

ICS87001I-01 - LVCMOS/LVTTL Clock Divider

Datasheet Summary

Description

The ICS87001I-01 is a low skew, ÷1, ÷2, ÷3, ÷4, ÷5, ÷6, ÷8, ÷16 LVCMOS/LVTTL Clock Divider.

The ICS87001I-01 has selectable clock inputs that accept single ended input levels.

Output enable pin controls whether the output is in the active or high impedance state.

Features

  • One LVCMOS / LVTTL output.
  • Selectable LVCMOS / LVTTL clock inputs.
  • Maximum output frequency: 250MHz.
  • Part-to-part skew: 135ps (typical).
  • Power supply modes: Core/Output 3.3V/3.3V 3.3V/2.5V 3.3V/1.8V 2.5V/2.5V 2.5V/1.8V.
  • -40°C to 85°C ambient operating temperature.
  • Available in lead-free (RoHS 6) package Block Diagram CLK_SEL Pulldown CLK0 Pulldown 0 CLK1 Pulldown 1 N2:N0 Pulldown OE Pullup 3 N Output Divider N2:N0 0 0 0 ÷1 (.

📥 Download Datasheet

Datasheet preview – ICS87001I-01

Datasheet Details

Part number ICS87001I-01
Manufacturer Integrated Device Technology
File Size 276.12 KB
Description LVCMOS/LVTTL Clock Divider
Datasheet download datasheet ICS87001I-01 Datasheet
Additional preview pages of the ICS87001I-01 datasheet.
Other Datasheets by Integrated Device Technology

Full PDF Text Transcription

Click to expand full text
LVCMOS/LVTTL Clock Divider ICS87001I-01 DATA SHEET General Description The ICS87001I-01 is a low skew, ÷1, ÷2, ÷3, ÷4, ÷5, ÷6, ÷8, ÷16 LVCMOS/LVTTL Clock Divider. The ICS87001I-01 has selectable clock inputs that accept single ended input levels. Output enable pin controls whether the output is in the active or high impedance state. The ICS87001I-01 is characterized at 3.3V, 2.5V and mixed 3.3V/2.5V, 3.3V/1.8V, 2.5V/1.8V input/output supply operating modes.Guaranteed part-to-part skew characteristics make the ICS87001I-01 ideal for those applications demanding well defined performance and repeatability. Features • One LVCMOS / LVTTL output • Selectable LVCMOS / LVTTL clock inputs • Maximum output frequency: 250MHz • Part-to-part skew: 135ps (typical) • Power supply modes: Core/Output 3.
Published: |