Datasheet4U Logo Datasheet4U.com

74LS74A - Dual Positive-Edge-Triggered D Flip-Flops

📥 Download Datasheet

Preview of 74LS74A PDF
datasheet Preview Page 2 datasheet Preview Page 3

74LS74A Product details

Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not violated A low log

Features

📁 74LS74A Similar Datasheet

  • 74LS74 - LOW-POWER SCHOTTKY (ON Semiconductor)
  • 74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS75 - Quad Latch (Fairchild Semiconductor)
  • 74LS76 - Dual JK Flip-Flop (ON Semiconductor)
  • 74LS76A - Dual JK Flip-Flop (ON Semiconductor)
  • 74LS77 - 4-BIT D LATCH LOW-POWER SCHOTTKY (Motorola)
  • 74LS783 - Synchronous Address Multiplexer (Motorola)
Other Datasheets by National Semiconductor
Published: |