Datasheet4U Logo Datasheet4U.com

MC10E142 - 9-BIT SHIFT REGISTER

Datasheet Summary

Description

The MC10E/100E142 is a 9-bit shift register, designed with byte-parity applications in mind.

The E142 performs serial/parallel in and serial/parallel out, shifting in one direction.

D8 accept parallel input data, while S-IN accepts serial input data.

Features

  • http://onsemi. com PLCC.
  • 28 FN SUFFIX CASE 776.
  • 700 MHz Min. Shift Frequency 9-Bit for Byte-Parity.

📥 Download Datasheet

Datasheet preview – MC10E142

Datasheet Details

Part number MC10E142
Manufacturer ON Semiconductor
File Size 176.33 KB
Description 9-BIT SHIFT REGISTER
Datasheet download datasheet MC10E142 Datasheet
Additional preview pages of the MC10E142 datasheet.

📁 Similar Datasheet

  • MC10E142 - 9-BIT SHIFT REGISTER (Motorola)
  • MC10E141 - 8-BIT SHIFT REGISTER (Motorola)
  • MC10E143 - 9-BIT HOLD REGISTER (Motorola)
  • MC10E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC10E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC10E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC10E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC10E112 - QUAD DRIVER (Motorola)
  • MC10E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
  • MC10E122 - 9-BIT BUFFER (Motorola)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com MC10E142, MC100E142 5V ECL 9-Bit Shift Register Description The MC10E/100E142 is a 9-bit shift register, designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out, shifting in one direction. The nine inputs D0 − D8 accept parallel input data, while S-IN accepts serial input data. The Qn outputs do not need to be terminated for the shift operation to function. To minimize noise and power, any Q output not used should be left unterminated. The SEL (Select) input pin is used to switch between the two modes of operation − SHIFT and LOAD. The shift direction is from bit 0 to bit 8.
Published: |