Datasheet4U Logo Datasheet4U.com

MC10E143 - 9-BIT HOLD REGISTER

Datasheet Summary

Description

byte-parity applications in mind.

D8 accepting parallel input data.

Features

  • 700 MHz Min. Operating Frequency.
  • 9-Bit for Byte-Parity.

📥 Download Datasheet

Datasheet preview – MC10E143

Datasheet Details

Part number MC10E143
Manufacturer ON Semiconductor
File Size 141.57 KB
Description 9-BIT HOLD REGISTER
Datasheet download datasheet MC10E143 Datasheet
Additional preview pages of the MC10E143 datasheet.

📁 Similar Datasheet

  • MC10E143 - 9-BIT HOLD REGISTER (Motorola)
  • MC10E141 - 8-BIT SHIFT REGISTER (Motorola)
  • MC10E142 - 9-BIT SHIFT REGISTER (Motorola)
  • MC10E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC10E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC10E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC10E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC10E112 - QUAD DRIVER (Motorola)
  • MC10E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
  • MC10E122 - 9-BIT BUFFER (Motorola)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
MC10E143, MC100E143 5 V ECL 9‐Bit Hold Register Description The MC10E/100E143 is a 9-bit holding register, designed with byte-parity applications in mind. The E143 holds current data or loads new data, with the nine inputs D0 − D8 accepting parallel input data. The SEL (Select) input pin is used to switch between the two modes of operation − HOLD and LOAD. Input data is accepted by the registers a set-up time before the positive going edge of CLK1 or CLK2. A HIGH on the Master Reset pin (MR) asynchronously resets all the registers to zero. The 100 Series contains temperature compensation. Features • 700 MHz Min. Operating Frequency • 9-Bit for Byte-Parity Applications • Asynchronous Master Reset • Dual Clocks • PECL Mode Operating Range: ♦ VCC= 4.2 V to 5.
Published: |