Datasheet4U Logo Datasheet4U.com

PLL602-03 Low Phase Noise CMOS XO

PLL602-03 Description

m Preliminary for proposal PLL602-03 o c .Low Phase Noise CMOS XO (48MHz to 100MHz) U t4 e .
The PLL602-03 is a low cost, high performance and low phase noise XO, providing less than -130dBc at 10kHz offset in the 48MHz to 100MHz operating r.

PLL602-03 Features

* PIN CONFIGURATION e h XO output for the 48MHz to
* Low phase noise S 100MHz range ta (-130 dBc at 10kHz offset).
* CMOS a output.
* 12 to . D25MHz crystal input.
* Integrated crystal load capacitor: no external w load capacitor required. w
* Low jitter (RMS): 7

PLL602-03 Applications

* requiring reference frequency sources. Input crystal can range from 12 to 25MHz (fundamental resonant mode). BLOCK DIAGRAM XIN XOUT m o . c U 4 t e e h S a t a . D w w w OUTPUT RANGE MULTIPLIER FREQUENCY RANGE XIN XOUT OUTPUT BUFFER X4 48 - 100MHz CMOS VCO Divider Reference Divider Phase C

📥 Download Datasheet

Preview of PLL602-03 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
PLL602-03
Manufacturer
PhaseLink
File Size
94.44 KB
Datasheet
PLL602-03_PhaseLink.pdf
Description
Low Phase Noise CMOS XO

📁 Related Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

📌 All Tags

Low Phase Noise CMOS PhaseLink
PhaseLink PLL602-03-like datasheet