* High speed: fmax = 67 MHz (typ.) at VCC = 5 V
* Low power dissipation: ICC = 2 μA (max) at Ta = 25°C
* High noise immunity: VNIH = VNIL = 28% VCC (min)
* Output drive capability: 10 LSTTL loads
* Symmetrical output impedance: |IOH| = IOL = 4 mA (min)
TC74HC112AP Datasheet (248.16 KB)
TC74HC112AP
Toshiba ↗ Semiconductor
248.16 KB
Dual j-k flip-flop.
TC74HC112AP/AF
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TC74HC112AP, TC74HC112AF
Dual J-K Flip Flop with Preset and Clear
The TC74H.
📁 Related Datasheet
TC74HC112AF Dual J-K Flip Flop (Toshiba Semiconductor)
TC74HC112AFN Dual J-K Flip-Flop (Toshiba Semiconductor)
TC74HC11AF Triple 3-Input AND Gate (Toshiba)
TC74HC11AFN Triple 3-Input AND Gate (Toshiba)
TC74HC11AP Triple 3-Input AND Gate (Toshiba)
TC74HC107AF Dual J-K Flip-Flop (Toshiba)
TC74HC107AFN DUAL J-K FLIP-FLOP (Toshiba)
TC74HC107AP Dual J-K Flip-Flop (Toshiba)
TC74HC109AF Dual J-K Flip-Flop (Toshiba)
TC74HC109AFN DUAL J-K FLIP-FLOP (Toshiba)
