Datasheet4U Logo Datasheet4U.com

TC74HC112AP Datasheet - Toshiba Semiconductor

TC74HC112AP Dual J-K Flip-Flop

TC74HC112AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC112AP, TC74HC112AF Dual J-K Flip Flop with Preset and Clear The TC74HC112A is a high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. In accordance with the logic levels applied to the J and K inputs, the outputs change state on the negative going transition of the clock puls.

TC74HC112AP Features

* High speed: fmax = 67 MHz (typ.) at VCC = 5 V

* Low power dissipation: ICC = 2 μA (max) at Ta = 25°C

* High noise immunity: VNIH = VNIL = 28% VCC (min)

* Output drive capability: 10 LSTTL loads

* Symmetrical output impedance: |IOH| = IOL = 4 mA (min)

TC74HC112AP Datasheet (248.16 KB)

Preview of TC74HC112AP PDF

Datasheet Details

Part number:

TC74HC112AP

Manufacturer:

Toshiba ↗ Semiconductor

File Size:

248.16 KB

Description:

Dual j-k flip-flop.

📁 Related Datasheet

TC74HC112AF Dual J-K Flip Flop (Toshiba Semiconductor)

TC74HC112AFN Dual J-K Flip-Flop (Toshiba Semiconductor)

TC74HC11AF Triple 3-Input AND Gate (Toshiba)

TC74HC11AFN Triple 3-Input AND Gate (Toshiba)

TC74HC11AP Triple 3-Input AND Gate (Toshiba)

TC74HC107AF Dual J-K Flip-Flop (Toshiba)

TC74HC107AFN DUAL J-K FLIP-FLOP (Toshiba)

TC74HC107AP Dual J-K Flip-Flop (Toshiba)

TC74HC109AF Dual J-K Flip-Flop (Toshiba)

TC74HC109AFN DUAL J-K FLIP-FLOP (Toshiba)

TAGS

TC74HC112AP Dual J-K Flip-Flop Toshiba Semiconductor

Image Gallery

TC74HC112AP Datasheet Preview Page 2 TC74HC112AP Datasheet Preview Page 3

TC74HC112AP Distributor